SMT, PCB Electronics Industry News

SMT, PCB Electronics Industry News

News from Lattice Semiconductor


Lattice Announces Update to ispLEVER FPGA Design Tool Suite

Oct 12, 2010

Includes Support for New Platform Manager Devices and Updated Support for the LatticeECP3 FPGA Family

Hillsboro, OR - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Service Pack 1 for Version 8.1 of its ispLEVER® FPGA design tool suite. Service Pack 1 is an important update for designers targeting mid-range LatticeECP3™ devices using the ispLEVER tool suite.

Updated Support for the LatticeECP3 FPGA Family

Service Pack 1 updates the device values to production characterized silicon for the entire LatticeECP3 family, including the more recently announced ECP3-35EA and ECP3-17EA devices. With SP1, power calculation, static timing analysis, timing simulation and simultaneous switching noise calculation will report results that even more accurately reflect the behavior of the actual production device.

Support for New Platform Manager Devices

In conjunction with the upcoming release of PAC-Designer® 6.0 software, ispLEVER 8.1 Service Pack 1 supports the new programmable mixed signal Platform Manager™ devices, which are also being announced today. For new users, a free version of this design flow will be available with the Starter version of ispLEVER 8.1 SP1 software.

About the ispLEVER Design Tool Suite

Lattice Diamond™ FPGA design software is now the flagship design environment for the latest Lattice FPGA products; however, ispLEVER software support continues as users migrate their FPGA projects. The ispLEVER software provides a complete set of powerful tools for all design tasks, including project management, IP integration, design planning, place and route, in-system logic analysis and more. The ispLEVER software can no longer be purchased separately; however, a Lattice Diamond Subscription License also enables access to the ispLEVER environment. Synopsys’ Synplify Pro advanced FPGA synthesis is included for all operating systems supported, and Aldec’s Active-HDL Lattice Edition simulator is included for Windows.

Pricing and Availability

The ispLEVER 8.1 Service Pack 1 tool suite for Windows and Linux users is available immediately without charge for ispLEVER 8.1 users.

Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit http://www.latticesemi.com

You must be a registered user to talk back to us.

More News from Lattice Semiconductor

Mar 28, 2011 -

New Low Cost Breakout Boards Accelerate PLD Design and Hardware Evaluation

Feb 14, 2011 -

Lattice at Embedded World: New Products and Technologies for Embedded Design Applications

Feb 07, 2011 -

Lattice Announces Five New IP Suites for the LatticeECP3 FPGA Family

Nov 29, 2010 -

LatticeECP3 Device Is First Low Cost FPGA to Support Broadcom HiGigTM Protocol

Nov 08, 2010 -

Lattice MachXO2 PLD Family Sets New Standards for Low Cost, Low Power Designs

Nov 02, 2010 -

New PCI Express Root Complex Lite Solution Uses the LatticeECP3 FPGA Family

Oct 30, 2010 -

New PAC-Designer 6.0 Software Enables Designers to Transform Board Management with New Platform Manager Devices

Oct 18, 2010 -

Lattice Ships 50 Millionth MachXO Programmable Logic Device

Oct 12, 2010 -

New Lattice "Platform Manager" Transforms Board Power and Digital Management

Oct 12, 2010 -

Lattice Announces Update to ispLEVER FPGA Design Tool Suite

(8) more news from Lattice Semiconductor

Lattice Announces Update to ispLEVER FPGA Design Tool Suite news release has been viewed 698 times

Boundary Scan

SMT equipment