Jan 15, 2020 
ZESTRON is pleased to announce that Jigar Patel, M.S.Ch.E., Senior Application Engineer, will present “Solder Mask and Low Standoff Component Cleaning – A Connection?” at IPC APEX Expo 2020 in San Diego, CA.
Today, printed circuit boards used within electronic assemblies for high reliability applications are typically subjected to cleaning or defluxing processes. As assembly complexity has increased, that is, more densely populated with greater use of stacked and leadless components and with ever reducing standoff heights, effective defluxing is increasingly challenged.
The author’s purpose in conducting this study was to assess the under-component cleanliness as impacted by different solder mask options which are used to protect the copper traces and pads integral to PCB design. The solder mask specifications used in this study included: Solder Mask Defined (SMD) and Non-Solder Mask Defined (NSMD). No Solder Mask (NoSM) was also tested for comparative purposes.
Jigar Patel will present the Design of Experiment and key results during the Cleaning track on Thursday, February 6th, from 9:00 AM to 10:00 AM. For more information, please visit www.ipcapexexpo.org.
Headquartered in Manassas, Virginia, and operating in more than 35 countries, ZESTRON is the global leading provider of high precision cleaning products, services and training solutions for the electronics and semiconductor manufacturing industries. With eight technical centers worldwide and the industry’s most knowledgeable team of engineers focused on high precision cleaning, ZESTRON’s commitment to ensuring that its customers surpass even the most stringent cleaning requirements is without equal.
For additional information or to tour one of our technical centers, please visit www.zestron.com.
