Challenges of CAD Development for Datapath Design
Published: |
May 6, 1999 |
Author: |
Tim Chan, Amit Chowdhary, Bharat Krishna, Artour Levin, Gary Meeker, Naresh Sehga |
Abstract: |
In many high-performance VLSI designs, including all recent Intel microprocessors, datapath is implemented in a bit-sliced structure to simultaneously manipulate multiple bits of data. The circuit and layout of such structures are largely kept the same for each bit slice to achieve maximal performance, higher designer productivity, and better layout density. There are very few tools available to automate the design of a general datapath structure, most of which is done manually...... |
|
|
|
|
|
|
You must be a Company Information:
More articles from Intel Corporation »
- Dec 16, 2021 - Package-on-Package (PoP) Warpage Characteristic and Requirement
- Jan 06, 2021 - Challenges of Manufacturing with Printed Circuit Board Cavities
- Dec 12, 2019 - Voids in Solder Joints
- Oct 08, 2015 - Preparing for Increased Electrostatic Discharge Device Sensitivity
- Apr 16, 2015 - Stereo Vision Based Automated Solder Ball Height Detection
- See all SMT / PCB technical articles from Intel Corporation »
More SMT / PCB assembly technical articles »
- Mar 19, 2024 - What is Underfill | GPD Global
- Mar 19, 2024 - Made in Japan: Solder Paste Jet Dispensing Machine | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Feb 26, 2024 - Precision Control in Electronic Assembly: Selective Wave Soldering Machine | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Feb 02, 2024 - Maximizing Efficiency: The High-Speed SMT Line With Laser Depanelizer | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Dec 27, 2023 - Revolutionizing Tech: SMT Auto IC Programming Machine Mastery | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Browse Technical Library »
Challenges of CAD Development for Datapath Design article has been viewed 499 times
