Failure Modes in Wire bonded and Flip Chip Packages
Published: |
December 11, 2014 |
Author: |
Mumtaz Y. Bora |
Abstract: |
The growth of portable and wireless products is driving the miniaturization of packages resulting in the development of many types of thin form factor packages and cost effective assembly processes. Wire bonded packages using conventional copper lead frame have been used in industry for quite some time. However, the demand for consumer electronics is driving the need for flip chip interconnects as these packages shorten the signals, reduce inductance and improve functionality as compared to the wire bonded packages. The flip chip packages have solder bumps as interconnects instead of wire bonds and typically use an interposer or organic substrate instead of a metal lead frame (...) The paper provides a general overview of typical defects and failure modes seen in package assembly and reviews the efforts needed to understand new failure modes during package assembly. The root cause evaluations and lessons learned as the factory transitioned to thin form factor packages are shared... |
|
|
|
Company Information:
More articles from Peregrine Semiconductor »
- Aug 31, 2017 - NSOP Reduction for QFN RFIC Packages
- See all SMT / PCB technical articles from Peregrine Semiconductor »
More SMT / PCB assembly technical articles »
- Apr 16, 2026 - Searching for surficial water ice in lunar permanently shaded regions (PSRs) with ShadowCam | SMTnet
- Apr 16, 2026 - Evidence of dark oxygen production at the abyssal seafloor | SMTnet
- Apr 07, 2026 - Field Trials and Baking Studies of Ultra-Low Asparagine, Genome Edited (CRISPR/Cas9) and Mutant (TILLING) Wheat | SMTnet
- Apr 01, 2026 - Vehicles of change: two exceptional deposits of destroyed chariots or wagons from Late Iron Age Britain | SMTnet
- Mar 17, 2026 - Grey wolf optimization for color quantization | SMTnet
- Browse Technical Library »
Failure Modes in Wire bonded and Flip Chip Packages article has been viewed 1008 times







