

ANALOG FASTSPICE PLATFORM FULL-CIRCUIT PLL VERIFICATION



A N A L O G M I X E D S I G N A L

A P P L I C A T I O N B R I E F

www.mentor.com

Phase-locked loops (PLLs) use negative feedback to generate periodic signals for synchronization and as frequency references in IC designs. PLLs provide clocking in digital systems like CPUs, data converters (analog-to-digital converters and digital-to-analog converters), and high-speed I/Os). PLL-based frequency synthesizers are used in wireless applications such as cellular transceivers, WiFi transceivers, TV tuners, and RF receivers.

PLL designers need to deliver a stable, low-noise, tunable signal at a specified frequency with fast locking times, low power, and high yield. However, the most important and challenging PLL performance specification is low jitter or phase noise. Figure 1 shows the block diagram for a fractional-N PLL. Each block contributes to the output jitter/phase noise as a function of its noise generation and noise transfer function to the PLL output. Output jitter/phase noise is also a function of process, voltage, and temperature (PVT) variations. Device noise, post-layout parasitics, process variability, and device mismatch significantly impact PLL performance at nanometer technology nodes.




Figure 1: Fractional-N PLL Block Diagram

When designing PLLs in nanometer CMOS, it is essential to validate the key closed-loop PLL performance metrics with nanometer SPICE accuracy before going to silicon. This means performing full-circuit verification at the transistor-level to account for performance degradation due to architecture limitations, device noise, post-layout parasitics, process variability, and device mismatch.

Transistor-level, closed-loop PLL verification has been impossible or impractical due to traditional SPICE and RF simulator performance and capacity limitations. Thus designers have had to rely on block-level verification and behavioral models. PLL designers typically run block-level periodic noise analysis (pnoise) to compute the noise contribution of individual blocks. With frequency-based tools, these results are approximations based on the number of sidebands or harmonics. While reasonable at larger process nodes, such approximations are increasingly inaccurate at lower process nodes. To verify the closed-loop PLL performance, designers must then use the block-level noise results in a behavioral model, the simulation of which is literally an approximation based on approximations.

With the Analog FastSPICE™ (AFS) platform, designers no longer need to rely on such approximations. For block-level analysis, AFS RF delivers full-spectrum, periodic noise analysis technology that does not trade off accuracy for performance. AFS RF also includes VCOPSS and VCONOISE analyses, which target voltage-controlled oscillator (VCO) optimization in PLLs.

AFS Transient Noise analysis (AFS TN) delivers closed-loop PLL transistor-level verification, including the effects of device noise, with nanometer SPICE accuracy. In addition, designers can include post-layout parasitics and characterize the circuit for process variation and device mismatch. Furthermore, AFS Multi-Core Parallel (AFS MCP) reduces AFS TN run times by up to 4x by automatically running multiple transient noise simulations in parallel.

Automated post-processing with the AFS WaveCrave Calculator Pad combines parallel simulation results, supports direct jitter measurements, and automates phase noise measurements with fast Fourier transform (FFT)-based post-processing.

Figure 2 compares post-processed AFS TN results for an Integer-N PLL to the silicon measurement. AFS TN consistently produces phase noise results that correlate to within 1–2 dB of silicon measurements. The alternative is to wait for silicon and hope for the best.




Figure 2: Integer-N PLL AFS TN versus Silicon

For the latest product information, call us or visit: www.mentor.com

©2015 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.

Corporate Headquarters
Mentor Graphics Corporation
 8005 SW Boeckman Road
 Wilsonville, OR 97070-7777
 Phone: 503.685.7000
 Fax: 503.685.1204

Sales and Product Information
 Phone: 800.547.3000
sales_info@mentor.com

Silicon Valley
Mentor Graphics Corporation
 46871 Bayside Parkway
 Fremont, CA 94538 USA
 Phone: 510.354.7400
 Fax: 510.354.7467

North American Support Center
 Phone: 800.547.4303

Europe
Mentor Graphics
 Deutschland GmbH
 Arnulfstrasse 201
 80634 Munich
 Germany
 Phone: +49.89.57096.0
 Fax: +49.89.57096.400

Pacific Rim
Mentor Graphics (Taiwan)
 11F, No. 120, Section 2,
 Gongdao 5th Road
 HsinChu City 300,
 Taiwan, ROC
 Phone: 886.3.513.1000
 Fax: 886.3.573.4734

Japan
Mentor Graphics Japan Co., Ltd.
 Gotenyama Garden
 7-35, Kita-Shinagawa 4-chome
 Shinagawa-Ku, Tokyo 140-0001
 Japan
 Phone: +81.3.5488.3033
 Fax: +81.3.5488.3004

