Design for Testability and for Built-in Self Test


PCB Design Courses

Where | When:

California, Los Angeles | Jan. 23 - Jan. 25, 2018


In this comprehensive course you will learn all aspects of Design for Testability (DFT), from what it is, why you might need it, why someone would object to it, and what it can and cannot accomplish. You will learn how today's technology has become elusive to certain failure modes and how important it is to expose them through more testable designs. This 3-day class will encompass DFT techniques for ICs, ASICs, SoCs, FPGAs, boards, systems, and even prognostic health management. First you will learn some simple techniques to enhance observability and controllability. You will learn how you can access hundreds of internal points with as few as four additional edge connector pins. You will learn specific guidelines for both digital and analog circuit testability. You will learn structured testability techniques, such as internal and boundary-scan. You will come away with a deep understanding of the IEEE 1149.1 (JTAG) standard's operation, use and even its limitations. You will also learn later standards, such as IEEE-1149.4, .6, .7 as well as IEEE-1500, 1532, 1581 and 1687. You will also learn some new techniques in testability, including IDDQ testing and I/O Mapping. In the second part of the course, you will learn what built-in [self] test (BIST) is and how it can be specified. You will learn structures such as linear feedback shift registers (LFSRs), signature analyzers, and pseudo-random signal generators. With these building blocks you will be able to evaluate a number of BIST architectures for Logic BIST and Memory BIST. You will learn BIT Software techniques and consider the effect false alarms have on BIT. You will finally be able to specify BIT for your products and look at the possibilities of BIT taking over some of the ATE functions.


This is really two courses combined into one. The first part, Design for Testability provides the guidelines necessary to improve circuit design from a test perspective. It includes simple and easy-to-implement ad-hoc testability guidelines. Then the course looks at more sophisticated structured approaches to testability that can be placed into ICs and boards. Special emphasis will be given to boundary-scan, the (JTAG) IEEE-1149.1. Analog circuit testability builds on the IEEE-1149.1 and is now the Mixed-Signal testability standard, designated as IEEE-1149.4. We examine this standard as well as the IEEE-1149.6 standard for AC Signal and transmission. We will look at other related standards in development, such as the IEEE-1532, IJTAG and SJTAG. The second part of the course will cover Built-In Test. Starting with classification of Built-In Test approaches, the course introduces the building blocks of built-in self test (BIST) architectures. The course then examines some of these architectures, including Random Test Socket (RTS), the Built-In Logic Block Observer (BILBO), the Cyclic Analysis Testing Systems (CATS), the Built-In Test Exerciser and Sensor (BITES), and others. BIT software is also covered and a discussion on BIT false alarms is included. Finally, a hierarchical approach to BIT is examined, which offers a reduction if not elimination of ATE in both a manufacturing and maintenance environment. Towards that end we will learn about IEEE-1687 and test reuse and plan the paradigm change in test.

Who should attend:

This is a design course, intended for designers and for those who motivate them for testability, such as test engineers. Managers concerned with testability issues will also find this course useful. Anyone interested in boundary-scan (JTAG/IEEE-1149.1) will agree with many of our graduates who called this the best course available on the subject. Since Built-In Test is becoming an issue of concern for top management as well as to marketing, this course - though a bit on the technical side - does examine applications for BIST in a product.


Design for Testability and for Built-in Self Test event has been viewed 115 times

x-ray inspection system

BGA Rework Services

var anUrl = "/fusionreactor/UEM.cfm?db=354&wr=109&s=C7DCF965DF775759D003A35B22E0B663&t=1478023960";document.write(unescape("%3Cscript src='/fusionreactor/UEMJS.cfm' type='text/javascript'%3E%3C/script%3E"));