SMT, PCB Electronics Industry News

SMT, PCB Electronics Industry News

News from GOEPEL Electronic


GOEPEL electronic extends BSDL Testbench to Multi Chip Modules and 3D Chips

Mar 09, 2011

TAPChecker™ is based on a modular platform architecture with central database and individually licensable modules for data import and export as well as automatic test vector generation.

TAPChecker™ is based on a modular platform architecture with central database and individually licensable modules for data import and export as well as automatic test vector generation.

GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions announces the availability of a new option in its recently introduced EDA software TAPChecker™. Multi-Chip Modules (MCM) and 3D chips are now supported, allowing testbench generation for VHDL, Verilog and STIL output formats. Users now have the opportunity to verify more complex designs with several Boundary Scan components or dies incl. interconnections by a comprehensive behaviour simulation.

"The progressive integration technologies at component level such as 3D chips and Multi-Chip Modules require higher performance of the EDA tools for successful implementation and verification. With our TAPChecker software we smooth the way for such purposes", says Norbert Muench, Manager EDA Software Team within GOEPEL electronic's JTAG/Boundary Scan Division. "The fully automatic generation of testbenches guarantees a deeper validation and higher design quality of the target as well as the full functionality of all Boundary Scan structures in practical usage."

"We have focussed on Boundary Scan as test strategy for our newest multi-die design from the very beginning. That’s why a comprehensive validation of the entire IEEE 1149.1 functions were a must already on the design stage", explains Daniel Wilkinson, Director of Verification with XMOS Semiconductor. "We discussed this target with the responsible specialists in GOEPEL electronic's EDA software team. The TAPChecker MCM option was made available as agreed in our design process. We verified our JTAG/Boundary Scan implementation before tape out and then exported patterns from the same tool for our production test program."

TAPChecker™ is based on a modular platform architecture with central database and individually licensable modules for data import and export as well as automatic test vector generation. The software can be utilised for automatic testbench generation to simulate BSDL files and to provide test vectors for IC testers. It is available for various operating systems such as SOLARIS®, Windows® and LINUX®, supporting IEEE 1149.1 and IEEE 1149.6.

You must be a registered user to talk back to us.

More News from GOEPEL Electronic

Oct 13, 2015 -

Goepel Presents Free Webinar on Quality Control of Plug-in Contacts Using 3D Measurement

Jul 20, 2011 -

eXception integrates GOEPEL electronic's Boundary Scan into Teradyne Test Station

Jul 13, 2011 -

GOEPEL electronic supports Picochip in testing next Generation 'Small cell' Baseband chips

Mar 22, 2011 -

GOEPEL electronics runs 9th UK Technology Day in 2011

Mar 10, 2011 -

GOEPEL electronic improves in-system Programming Capability of Flash Memories

Mar 09, 2011 -

GOEPEL electronic extends BSDL Testbench to Multi Chip Modules and 3D Chips

Mar 03, 2011 -

Cooperation between GOEPEL electronic and DM&P enables new Test Strategies for x86 System-On-Chip

Feb 26, 2011 -

Fast Generation of production-oriented AOI Programs

GOEPEL electronic extends BSDL Testbench to Multi Chip Modules and 3D Chips news release has been viewed 888 times

Solder Paste Inspection

ii-feed SMD Intelligent Feeder