SMT, PCB Electronics Industry News

SMT, PCB Electronics Industry News

News from GOEPEL Electronic


Cooperation between GOEPEL electronic and DM&P enables new Test Strategies for x86 System-On-Chip

Mar 03, 2011

Source:  DM&P (dmp.com.tw)

Source: DM&P (dmp.com.tw)

GOEPEL electronic has developed special VarioTAP® IPs for testing VORTEX x86 chip series in cooperation with the Taiwanese Company DMP.

GOEPEL electronic, world-class vendor of JTAG/Boundary Scan solutions has developed special VarioTAP® IPs for testing VORTEX x86 chip series in cooperation with the Taiwanese Company DMP. The solution enables the utilization of dynamic processor emulation tests (PET) for fault detection and diagnosis at board and system level, additionally supporting embedded Flash BIOS programming.

"Due to their high integration level, VORTEX circuitries smooth the way to develop highly compact assemblies, controlled by a fully x86 compatible embedded PC, which have introduced problems in testing due to their BGA packaging", explains Thomas Wenzel, GOEPEL electronics’ managing director of the JTAG/Boundary Scan Division. "We were able to solve these problems using our VarioTAP technology, i.e. new tools to ensure test quality during prototyping and in the production are available worldwide for all VORTEX customer projects".

"The customer support in testing boards with VORTEX single-chip PCs is as important as advising in the design-in process", says Gary Cheng, DMP’s Product Manager of the SoC Division. "That's why we look forward to offer a completely new test strategy through the cooperation with GOEPEL electronic. Design and test moving together even closer."

The VORTEX® series includes several complex system-on-chip(SoC) ICs with up to 720 BGA pins. A complete x86 architecture incl. Northbridge and Southbridge as well as nearly an entire periphery are integrated in the chips. Via the standard debug port VarioTAP® converts the x86 processor into a native design embedded test and programming controller.

In addition too the Boundary Scan (IEEE 1149.x), the strategy referred to as Processor Emulation Test (PET) is currently the most modern method within the area of embedded test access technologies, enabling the functional at-speed test of all bus and communication interfaces of the VORTEX, such as USB2.0, LAN, IDE, COM, DDRII, ISA, PCI etc at chip, board and system level.

You must be a registered user to talk back to us.

More News from GOEPEL Electronic

Oct 13, 2015 -

Goepel Presents Free Webinar on Quality Control of Plug-in Contacts Using 3D Measurement

Jul 20, 2011 -

eXception integrates GOEPEL electronic's Boundary Scan into Teradyne Test Station

Jul 13, 2011 -

GOEPEL electronic supports Picochip in testing next Generation 'Small cell' Baseband chips

Mar 22, 2011 -

GOEPEL electronics runs 9th UK Technology Day in 2011

Mar 10, 2011 -

GOEPEL electronic improves in-system Programming Capability of Flash Memories

Mar 09, 2011 -

GOEPEL electronic extends BSDL Testbench to Multi Chip Modules and 3D Chips

Mar 03, 2011 -

Cooperation between GOEPEL electronic and DM&P enables new Test Strategies for x86 System-On-Chip

Feb 26, 2011 -

Fast Generation of production-oriented AOI Programs

Cooperation between GOEPEL electronic and DM&P enables new Test Strategies for x86 System-On-Chip news release has been viewed 820 times

Boundary Scan

Used SMT machines