HILLSBORO, OR - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of its full rate SPI-4.2 solution based on a low cost, low power FPGA fabric. Consisting of a LatticeECP3™ FPGA and a Lattice-developed soft Intellectual Property (IP) core, the solution is fully compliant with the Optical Internetworking Forum’s (OIF) System Packet Interface Level 4 (SPI-4) Phase 2 Revision 1 Standard, a popular parallel interface found in telecom/datacom applications at 10Gbps rates and below. The ability to operate at the full 10Gbps line rate is made possible by Lattice’s unique sysI/O™ interface structure, which contains pre-engineered elements designed to support the implementation of very fast, source synchronous interfaces such as high speed DDR2 and DDR3 memory interfaces and SPI-4.2. By delivering high-end FPGA features and performance in its award winning LatticeECP3 FPGA fabric, Lattice is able to provide telecom customers with a low power, low cost SPI4.2 solution for line card applications.
Lattice's SPI-4.2 solution is supported by Lattice’s IPexpress™ FPGA design tool module. Included as a standard feature in the Lattice Diamond™ design tool suite, the IPexpress module significantly reduces design time by allowing IP parameterization and timing analysis on the designer’s desktop. This allows users to customize Lattice's extensive library of IP functions for their unique applications, integrate them with their proprietary FPGA logic designs and evaluate the overall device operation via simulation and timing analysis prior to making any IP purchase commitments.
“An FPGA-based SPI-4.2 solution provides system designers with a flexible way to support intelligent bridging functions interfacing with today's high-performance communications ASSPs, including network processors, traffic managers, MACs or framers,” said Shakeel Peera, Director of Marketing for High Density Solutions. “Until now, designers could implement full rate SPI-4.2 bridges supporting complex packet flow and traffic management policies in most cases only on premium FPGA devices. The LatticeECP3 FPGA changes the game by providing designers with a low-cost, low-power SPI4.2 solution.”
The new SPI-4.2 soft IP core requires about 4000 FPGA look-up tables (LUTs) in 128-bit mode for a full 256-channel static mode core. It therefore can be implemented along with other user logic in all LatticeECP3 family members, from the LatticeECP3-17 device through the largest member of the family, the LatticeECP3-150 device. The SPI-4.2 core operates at interface speeds of up to 11.2Gbps, while fulfilling all requirements of the SPI-4.2 interface protocol, including support for up to 256 logic channels, calendars, transmit and receive status, programmable burst size and DIP4 error checking.
Pricing and Availability
The SPI-4.2 IP core is available now, with a low list price of $3,000 and can be ordered through Lattice sales: http://www.latticesemi.com/sales. For more information on the IP core visit http://www.latticesemi.com/products/intellectualproperty/ipcores/spi4/index.cfm.
About the LatticeECP3 FPGA Family
The LatticeECP3 FPGA family is comprised of five devices that offer standards-compliant multi-protocol 3.2G SERDES, DDR1/2/3 memory interfaces and high performance, cascadable DSP slices that are ideal for high performance RF, baseband and image signal processing. The LatticeECP3 FPGAs also feature fast 1Gbps LVDS I/O, as well as embedded memory up to 6.8 Mbits. Logic density varies from 17K LUTs to 149K LUTs with up to 586 user I/O. The LatticeECP3 FPGA family is ideally suited for deployment in high volume cost- and power-sensitive wireline and wireless infrastructure applications.
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit http://www.latticesemi.com