Analog FastSPICE Platform Full-Circuit PLL Verification
Published: |
June 30, 2016 |
Author: |
Mentor Graphics |
Abstract: |
When designing PLLs in nanometer CMOS, it is essential to validate the closed-loop PLL performance metrics with nanometer SPICE accuracy before going to silicon. Transistor-level, closed-loop PLL verification has been impractical due to traditional SPICE and RF simulator performance and capacity limitations. By using Analog FastSPICE, designers dont have to trade accuracy for performance. Read this white paper to see how AFS:
... |
You must be a registered user to talk back to us. |
Company Information:
More articles from Mentor Graphics »
- Apr 25, 2018 - Modeling And Optimizing Wire Harness Costs For Variation Complexity
- Feb 07, 2018 - Mixed Voltages And Aluminum Conductors: Assesing New Electrcal Technology
- Feb 01, 2018 - Electronic Does Not Equal Smart: Service Documentation and Brand Quality
- Jan 04, 2018 - IPC-1782 Standard for Traceability Supporting Counterfeit Components
- Apr 06, 2017 - Luceda Photonics Delivers a Silicon Photonics IC Solution in Tanner L-Edit.
- See all SMT / PCB technical articles from Mentor Graphics »
More SMT / PCB assembly technical articles »
- Mar 19, 2024 - What is Underfill | GPD Global
- Mar 19, 2024 - Made in Japan: Solder Paste Jet Dispensing Machine | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Feb 26, 2024 - Precision Control in Electronic Assembly: Selective Wave Soldering Machine | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Feb 02, 2024 - Maximizing Efficiency: The High-Speed SMT Line With Laser Depanelizer | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Dec 27, 2023 - Revolutionizing Tech: SMT Auto IC Programming Machine Mastery | I.C.T ( Dongguan ICT Technology Co., Ltd. )
- Browse Technical Library »
Analog FastSPICE Platform Full-Circuit PLL Verification article has been viewed 1104 times