Jan 05, 2013 | Huang Xin
More and more countries legislate to forbib lead usage in solder material. However, the lead-free solder wire has higher melting point and soldering temperature, increase soldering iron temperature may damage the PCB or components. How to solve this problem?...
Publisher: Leisto Industrial Co., Limited
Jan 03, 2013 | Anurag Bansal, Cherif Guirguis, Kuo-Chuan Liu
Electronics assemblies with large flip-chip BGA packages can be prone to either pad cratering or brittle intermetallic (IMC) failures under excessive PCB bending. Pad cratering cracks are not detected by electrical testing or non-destructive inspection methods, yet they pose a long term reliability risk since the cracks may propagate under subsequent loads to cause electrical failure. Since the initiation of pad cratering does not result in an instantaneous electrical signature, detecting the onset of this failure has been challenging. An acoustic emission methodology was recently developed by the authors to detect the onset of pad cratering. The instantaneous release of elastic energy associated with the initiation of an internal crack, i.e., Acoustic Emission (AE), can be monitored to accurately determine the onset of both pad cratering and brittle intermetallic (IMC) failures....
Publisher: Cisco Systems, Inc.
Dec 27, 2012 | Scott E. Gordon, Jay R. Dorfman, Daniel Kirk, Kerry Adams
Printed Electronics is generally defined as the patterning of electronic materials, in solution form, onto flexible substrates, omitting any use of the photolithography, etching, and plating steps commonly found within the Printed Circuit Board (PCB) industry. The origins of printed electronics go back to the 1960s, and close variants of several original applications and market segments remain active today. Through the 1980s and 1990s Printed Electronic applications based on Membrane Touch Switch and Electroluminescent lighting technologies became common, and the screen printed electronic materials used then have formed the building blocks for many of the current and emerging technologies and applications... First published in the 2012 IPC APEX EXPO technical conference proceedings....
Dec 26, 2012 | Grace Yang
①Single side The basic flexible printed circuit board is used of substrate of single side pcb materials and coated coverlay after finishing printed. ②Double sided That is made of substrates of double sided printed circuit board with double surface coated coverlays after finishing printed. ③Single copper foil with double coverlays Single copper foil coated different coverlays with double surface after finishing printed. ④Air gap Laminating two single printed circuit board together with no glue and bare design to meet high flexibility requirements. ⑤Multilayer That is designed for three and above circuit layers by laminating single side printed circuit board or double sided printed circuit board. ⑥COF IC chips and electronic components are installed on the flexible circuit board directly. ⑦Rigid-Flexible PCB Combined to rigid PCB with supporting and flexible PCB with high flexibility. ...
Publisher: Everest PCB equipment Co.,Ltd
Dec 26, 2012 | Anthony J. Suto, Teradyne
Passive components including resistors, capacitors, inductors, and circuit-protection devices compose the highest percentage of all devices that are populated on today’s PCB assemblies. However, the successful isolation and testing of these components during ICT is perhaps the most challenging and the least understood of all modern-day validation practices....
Dec 20, 2012 | Brook Sandy, Edward Briggs and Ronald Lasky, Ph.D.
The increased function of personal electronic devices, such as mobile phones and personal music devices, has driven the need for smaller and smaller active and passive components. This trend toward miniaturization, occurring at the same time as the conversion to RoHS-compliant lead-free assembly, has been a considerable challenge to the electronics assembly industry. The main reason for this is the higher reflow process temperatures required for Pb-free assembly. These higher temperatures can thermally damage the PCB and the components. In addition, the higher reflow temperatures can negatively affect the solder joint quality, especially when coupled with the smaller paste deposits required for these smaller components. If additional thermal processing is required, the risk increases even more. First Published at SMTA's International Conference on Soldering and Reliability in Toronto, May 2011...
Publisher: Indium Corporation
Dec 17, 2012 | Brad Perkins, Jared Wilburn
Package on Package (PoP) has become a relatively common component being used in mobile electronics as it allows for saving space in the board layout due to the 3D package layout. To insure device reliability through drop tests and thermal cycling as well as for protecting proprietary programming of the device either one or both interconnect layers are typically underfilled. When underfill is applied to a PoP, or any component for that matter, there is a requirement that the board layout is such that there is room for an underfill reservoir so that the underfill material does not come in contact with surrounding components. The preferred method to dispensing the underfill material is through a jetting process that minimizes the wet out area of the fluid reservoir compared to traditional needle dispensing. To further minimize the wet out area multiple passes are used so that the material required to underfill the component is not dispensed at once requiring a greater wet out area. Dispensing the underfill material in multiple passes is an effective way to reduce the wet out area and decrease the distance that surrounding components can be placed, however, this comes with a process compromise of additional processing time in the underfill dispenser. The purpose of this paper is to provide insight to the inverse relationship that exists between the wet out area of the underfill reservoir and the production time for the underfill process....
Publisher: Nordson ASYMTEK
A leader in automated fluid dispensing, jetting and conformal coating. Products range from benchtop dispensers and stand-alone dispensing workstations to fully automated, in-line conveyorized systems.
Carlsbad, California, USA
Dec 14, 2012 | Rosa Croughwell and John McNeill, Worcester Polytechnic Institute
This paper examines the potential failure mechanisms that can damage modern lowvoltage CMOS devices and their relationship to electrical testing. Failure mechanisms such as electrostatic discharge (ESD), CMOS latch-up, and transistor gate oxide degradation can occur as a result of electrical over-voltage stress (EOS). In this paper, EOS due to electrical testing is examined and an experiment is conducted using pulsed voltage waveforms corresponding to conditions encountered during in-circuit electrical testing. Experimental results indicate a correlation between amplitude and duration of the pulse waveform and device degradation due to one or more of the failure mechanisms....
Publisher: Worcester Polytechnic Institute
WPI's academic departments offer more than 50 undergraduate and graduate degree programs in science, engineering, technology, management, the social sciences, and the humanities and arts, leading to the BA, BS, MS, ME, MBA and PhD
Worcester, Massachusetts, USA
Dec 14, 2012 | Alan J. Albee
The popularity of low voltage technologies has grown significantly over the last decade as semiconductor device manufacturers have moved to satisfy market demands for more powerful products, smaller packaging, and longer battery life. By shrinking the size of the features they etch into semiconductor dice, IC manufacturers achieve lower costs, while improving speed and building in more functionality. However, this move toward smaller features has lead to lower breakdown voltages and increased opportunities for component overstress and false failures during in-circuit test....
Dec 14, 2012 | Michael J. Smith, Teradyne
This article provides practical and affordable Design-for- Test (DFT) and Design-for-Inspection (DFI) methods that will have a positive impact on product costs, yield, reliability, and time-to-market. The properties of testability (including controllability and observability) will be analysed as they relate to analogue and digital design rules and their cause/effect, as well as the electrical and physical characteristics of proper PCB design....