We are trying to benchmark processes being used for QFN rework and have broken them down in to:
1. Devices with outline package sizes 2. Devices with outline package sizes >= 3 x 3mm http://www.solder.net/stencilmate.asp
Inputs would be appreciated!
BWET
reply »